



# UNITED STATES PATENT AND TRADEMARK OFFICE

H.A

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/796,496

03/08/2004

Ben Esposito

174/299

3030

36981

7590

10/20/2006

FISH & NEAVE IP GROUP  
ROPES & GRAY LLP  
1251 AVENUE OF THE AMERICAS FL C3  
NEW YORK, NY 10020-1105

EXAMINER

LUU, AN T

ART UNIT

PAPER NUMBER

2816

DATE MAILED: 10/20/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

10/796,496

Applicant(s)

ESPOSITO ET AL.

Examiner

An T. Luu

Art Unit

2816

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 18 September 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-3 and 5-34 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-3, 5-24, 27-30 and 32 is/are rejected.
- 7) ☒ Claim(s) 25, 26, 31, 33 and 34 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 9-18-06 is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                       | 5) <input type="checkbox"/> Notice of Informal Patent Application                       |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## DETAILED ACTION

### *Claim Rejections - 35 USC § 102*

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1-3, 5-24, 27-30 and 32 are rejected under 35 U.S.C. 102(b) as being anticipated by the Patterson et al reference (US Patent 6,653,957).

Patterson discloses in figure 2 a circuit for synthesizing a clock signal 5 of a particular frequency, comprising a first memory (i.e., encoder 11) storing a first byte pattern; a second memory (i.e., memory 17 or 19, see col. 9, lines 20-21) storing a second byte pattern; multiplexer circuitry 13 coupled to said first and second memory and operative to select a predetermined sequence comprising a predetermined number of said first byte pattern and a predetermined number of said second byte pattern wherein the first and second patterns in parallel (See col. 1, lines 13-22 and col. 8, lines 35-36); and serializer circuitry 25 that receives said predetermined sequence from said multiplexer circuitry and synthesizes said clock signal by converting said predetermined sequence into a serialized sequence of said selected first and second byte patterns as required by claim 1.

As to claims 2 and 3, col. 8, line 31 and 63, discloses the first and second patterns being 10-bit parallel data. Therefore, they are inherently comprised bits selected from the group consisting of logic LOW bits, logic HIGH bits.

As to claim 5, figure 2 shows the serializer circuitry receiving the first and second patterns in parallel and outputs said serialized sequence (i.e., internal clock 230) according to a serial a serial clocking frequency CLK 16.

As to claim 6, it is rejected for reciting an inherent result derived from the apparatus of claim 5.

As to claim 7, figure 2 discloses a control circuit (i.e., boundary scan test circuit) coupled to the MUX 13 wherein the MUX is responsive to the output 24 from the control circuit, said output instructing the MUX to selected the first and second patterns according to the predetermined sequence.

As to claim 8, the predetermined sequence from encoder 11 is inherently programmable and col. 10, lines 38-40, discloses elements 17 and 19 are programmable.

As to claims 9 and 10, figure 2 shows a differential circuitry 27 to convert the serialized sequence into a differential signal 28 and the differential signal is transmitted from said circuitry to receiver 38 as shown in figure 3.

As to claims 11-16, they are rejected for reciting an environment in which the above apparatus is applicable (See figure 1). Further, col. 2, line 66 to col. 3, line 4, disclose processing circuit mounted on a PCB.

As to claims 17-22, the scopes of these claims are similar to that of claims 1-3 and 7.

As to claim 24, it is inherent that the predetermined frequency is a frequency existing at or below said serial clocking frequency since the predetermined frequency is derived from the serial clocking frequency (i.e., clocking).

As to claim 23, the scope of claim is similar to that of claim 10. Therefore, it is rejected for the same reason set forth above.

As to claims 27-28, they are rejected for reciting method/steps derived from the apparatus recited in claims 1-3.

As to claim 29, figure 2 discloses transmitting the serialized sequence 5 to receiver circuitry shown in figure 3.

As to claim 30, the scope of claim is similar to that of claim 9. Therefore, it is rejected for the same reason set forth above.

As to claim 32, it is inherent that the predetermined frequency is a frequency existing at or below said serial clocking frequency since the predetermined frequency is derived from the serial clocking frequency (i.e., clocking).

#### ***Response to Arguments***

3. Applicant's arguments with respect to claims have been considered but are moot in view of the new ground(s) of rejection.

#### ***Allowable Subject Matter***

4. Claims 25, 26, 31, 33 and 34 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

5. The following is a statement of reasons for the indication of allowable subject matter: the prior art of record fails to disclose an apparatus and method thereof comprising elements being

Art Unit: 2816

configured as recited in claims. Specifically, none of the prior art teaches or fairly suggests the following limitations:

- Said transmission circuitry synthesizes another clock cycle having a second predetermined frequency by serializing a second predetermined sequence of third and fourth byte patterns as required by claim 25.
- Said sequence comprises a predetermined number of said first byte pattern and a predetermined number of said second byte pattern as required by claim 31.
- Monitoring said serialized sequence for bit transitions, wherein said transitions represent said predetermined frequency as required by claim 33. And,
- Providing a third byte pattern and a fourth byte pattern; selecting a second sequence of said third and fourth byte patterns; serializing said second sequence according to said serial clocking frequency to generate a second serialized sequence, said second predetermined frequency being a function of said second serialized sequence and said serialized clock signal as required by claim 34.

### ***Conclusion***

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to An T. Luu whose telephone number is 571-272-1746. The examiner can normally be reached on 7:30-5:00.


Art Unit: 2816

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy P. Callahan can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

An T. Luu

10-11-06 *ATL*

  
TIMOTHY P. CALLAHAN  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800